摘要目前,高性能电子系统中的高速运放与数模转换器等模拟器件带宽都已达数百MHz甚至GHz,数字信号的边沿跳变时间也进入ps量级。高速数模混合印刷电路板面临诸多信号完整性问题。
本文首先详细分析了高速数模混合电路PCB设计中的信号完整性问题,包括反射、串扰等,然后针对现有的高速数模混合电路PCB设计,使用 Cadence Allegro PCB SI仿真工具和 IBIS模型对PCB上的高速器件信号开展仿真分析,主要工作如下:
1.高速差分信号的信号完整性仿真分析,包括Tundra公司高速S-RapidIO桥路芯片 Tsi578和TI公司8核高性能DSP C6678之间;ADI公司高速模数转换器件AD9643与Xilinx公司K7系列FPGA之间差分信号的完整性分析和走线优化仿真等;32737
2.高速单端信号的信号完整性仿真分析,包括DDR3 K4B2G1646C与DSP C6678的单端数据线信号完整性和串扰分析等;
3.电源完整性仿真分析,包括ADI公司高速差分时钟产生电路AD9516至模数转化器件AD9643之间的时钟信号;并对3.3V的电源平面和地平面所构成的电源地平面对进行了电源完整性分析,并给出相应的改进措施。
本文所得出的结果对高速数模混合PCB设计具有一定的借鉴意义。
关键词: 高速混合印刷电路板 信号完整性 反射 串扰 电源完整性 仿真分析
毕业论文设计说明书外文摘要
Title Signal Integrity Analysis for High-speed Digital Analog Hybrid Circuit
Abstract
At present, the bandwidth of analog devices like high-speed operational amplifiers(op-amp) and digital-to-analog(D/A) converters used in the high-performance electronic systems has reached hundreds of MHz and GHz. At the same time, the rising edge time of the digital signal has also entered into the ps magnitude. So, high-speed digital analog hybrid printed circuit board is facing many signal integrity problems.
This article will first analyze the signal integrity problems such as the analysis of reflection and crosstalk in the high-speed digital PCB. And then, on account of the existing design of the high-speed digital analog hybrid PCB, the simulation software Cadence Allegro PCB SI and IBIS models will be used to simulate and analyze the signals between high-speed devices on the PCB. The main work is as follows:
1、 Simulations and analysis of the high-speed differential signal integrity: in this part, the signal between Tundra Company S-Tsi578 RapidIO high-speed bridge circuit chip and TI Company high performance DSP 8-core C6678, the signal between ADI company AD9643 (high-speed analog to digital converter) and the Xilinx company K7 FPGA will both be analyzed.
2、Simulations and analysis of the high-speed single-ended signal integrity: in this part, the single-ended signal integrity analysis between DDR3 K4B2G1646C and DSP C6678 is carried out. The crosstalk of DDR3 K4B2G1646C data bus has also been analyzed.
3、 Simulations and analysis of the power integrity: in this part, the clock signal generated by AD9516(ADI company high-speed differential clock generating chip) to AD9643 has been analyzed. The power integrity has also been analyzed between 3.3V power supply area at 8th level and a ground plane at 9th level, which can be seen as a power ground plane pair.
In this paper, the results of the high-speed mixed-signal PCB design and the implementation of the associated project have a certain reference significance.
Keywords High-speed Digital-analog Hybrid PCB, Signal integrity, Reflection,Crosstalk, Power integrity, Simulation analysis
目 次
1 引言 3
1.1 信号完整性的定义 3
- 上一篇:NS2基于控制原理的网络拥塞控制设计
- 下一篇:基于FPGA的图像边缘检测实现+RTL原理图
-
-
-
-
-
-
-
十二层带中心支撑钢结构...
当代大学生慈善意识研究+文献综述
java+mysql车辆管理系统的设计+源代码
中考体育项目与体育教学合理结合的研究
酸性水汽提装置总汽提塔设计+CAD图纸
河岸冲刷和泥沙淤积的监测国内外研究现状
杂拟谷盗体内共生菌沃尔...
电站锅炉暖风器设计任务书
大众媒体对公共政策制定的影响
乳业同业并购式全产业链...